What is claimed is:

1. A method of forming an integrated circuit comprising the steps of:

forming circuit function block on an IC chip; and

forming a decoupling capacitor in an area above the circuit function block.

2. The method of claim 1, wherein the step of forming an integrated circuit further comprising the step of:

forming a top metal layer;

forming a bottom metal layer; and

forming an inter-digitated capacitance structure between the top metal layer and bottom metal layer, wherein the inter-digitated capacitance structure is operated on to generate a predetermined pattern of inter-digitated metal fingers.

3. The method of claim 2, wherein the step of forming an inter-digitated capacitance structure comprising the steps of:

forming an at least one inter-digitated metal;

forming a plurality of inter-digitated metal fingers extending outward from the at least one inter-digitated metal; and

forming dielectric material, which is deposited between the at least one inter-digitated metal fingers.

4. The method of claim 3, wherein the step of forming a dielectric material further comprises the step of:

forming a first dielectric layer below the inter-digitated metal fingers and the bottom metal layer, wherein the first dielectric layer has a predetermined thickness.

5. The method of claim 4, wherein the first dielectric layer is a low dielectric material.

6. The method of claim 3, wherein the step of forming an inter-digitated capacitance structure further comprising the step of:

forming a second dielectric layer between the inter-digitated metal fingers and the top metal layer.

7. The method of claim 6, wherein the second dielectric layer comprises a predetermined dielectric material.

8. The method of claim 3, wherein the first metal layer is a plate which isolates the de-coupling capacitor from the circuit block.

9. The method of claim 2, wherein the step of forming an inter-digitated capacitance structure further comprising the steps of:

forming a inter-layer dielectric layer below the bottom metal layer.

10. The method of claim 3, wherein the step of forming an inter-digitated capacitance structure comprises the step of:

forming a plurality of de-coupling capacitances between the inter-digitated capacitance structure, the top metal layer and bottom metal layer, and the first dielectric layer and second dielectric layer.

11. A method of forming an integrated circuit comprising the steps of:

forming a circuit function block on an IC chip;

forming a first metal layer separating a decoupling capacitor circuit from the circuit function block; and

forming an inter-digitated capacitance structure on the first metal layer, wherein the inter-digitated capacitance structure is etched to form a predetermined pattern of inter-digitated metal fingers.

12. The method of claim 11, wherein the inter-digitated capacitance structure comprises the steps of:

forming at least one inter-digitated metal finger; and

forming a dielectric layer is deposited between the at least one inter-digitated metal finger.

13. The method of claim 11, the step of forming an integrated circuit further comprising the step of:

forming a first dielectric layer above the circuit function block and the inter-digitated capacitance structure, such that the first dielectric layer has a predetermined thickness.

14. The method of claim 13, wherein the first dielectric material is a low dielectric material.

15. The method of claim 11, further comprising the steps of:

forming a second dielectric layer above the bottom metal plate.

16. An integrated circuit comprising:

a circuit function block having a predetermined circuit layout; and

an inter-digitated capacitance structure comprising at least one metal plate and a plurality of inter-digitated metal fingers on top of the circuit function block.

17. The integrated circuit of claim 16, wherein a plurality of de-coupling capacitances are formed between the inter-digitated capacitance structure and first and second metal layers.

18. The integrated circuit of claim 16, further comprising:

a first dielectric layer formed on the circuit function block;

a third dielectric layer formed on the second metal layer; and

a third metal plate formed on the third dielectric layer.

19. The integrated circuit of claim 16, further comprising:

a second dielectric layer formed on top of the first metal layer.

20. The integrated circuit of claim 16, wherein the inter-digitated metal fingers extend from the metal plate in such a manner that the plurality of inter-digitated metal fingers are in parallel and have a predetermined separation and width.